

JEDEC STANDARD

**Standard for Description of 3877:
2.5 V, Dual 5-Bit, 2-Port, DDR FET
Switch**

JESD73-4

NOVEMBER 2001

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the EIA General Counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby an JEDEC standard or publication may be further processed and ultimately become an ANSI/EIA standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC Solid State Technology Association, 2500 Wilson Boulevard, Arlington, VA 22201-3834, (703)907-7559 or www.jedec.org

Published by
©JEDEC Solid State Technology Association 2001
2500 Wilson Boulevard
Arlington, VA 22201-3834

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Please refer to the current
Catalog of JEDEC Engineering Standards and Publications or call Global Engineering
Documents, USA and Canada 1-800-854-7179, International (303) 397-7956

Printed in the U.S.A.
All rights reserved

PLEASE!

**DON'T VIOLATE
THE
LAW!**

**This document is copyrighted by JEDEC and may not be
reproduced without permission.**

**Organizations may obtain permission to reproduce a limited number of copies
through entering into a license agreement. For information, contact:**

**JEDEC Solid State Technology Association
2500 Wilson Boulevard
Arlington, Virginia 22201-3834
or call (703) 907-7559**

Standard for description of 3877: 2.5 V, Dual 5-bit, 2-port, DDR FET switch

(From Board Ballot JCB-01-62, formulated under the cognizance of the JC-40.2 Subcommittee on Bus Switch Logic Products.)

1 Scope

This standard covers the specification for the 3877, 2.5 V, FET transmission-gate bus switch device with 2.5 V LVTTTL compatible control inputs. Not included in this document are device specific parameters and performance levels that the vendor must also supply for the full device description.

The purpose of this standard is to provide a set of uniform data sheet parameters for the description of the 3877, 2.5 V, DDR FET switch device. This standard includes required parameters, test conditions, test levels, and measurement methods for data sheet descriptions of the 3877, 2.5 V, DDR FET switch device.

NOTE The designation '3877' refers to the numerical portion of the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.

2 Definitions for the purpose of this document

switch device: A semiconductor logic device designed to connect or disconnect busses or control signals without active drivers in the connection path.

connect: A state in a switch device is characterized by a minimum series impedance through the designated electrical path.

disconnect: A state in a switch device is characterized by the high series impedance of the designated electrical path.

3 Standard specification

3.1 Device description

This 10-bit, two-port bus switch is designed for 2.3 V to 2.7 V, V_{DD} operation.

All inputs are compatible with the JEDEC standard for 2.5 V, CMOS.

The 3877 device is organized into two banks of 5-bit, transmission-gate bus switches. Each bank is enabled through an associated Bus Enable (\overline{BE}), which is driven low to enable the switches and connect the A-port to the B-port. Driving \overline{BE} high will disable the switches and disconnect the A-port from the B-port with a high impedance state. The 3877, is intended to be used with X4 SDRAM memory. The fifth transmission gate in each provides a path for overhead data.

The bus enable \overline{BE} pins do not have an internal pull-up resistor.

The output pins on the B-side of the device are pulled down to ground reference through a weak resistor structure to provide termination to the transmission gate switch channels.

Package options for this device include thin small-outline package (MO-153 AD).

3.2 Logic block diagram and device pin configuration




Figure 1 — Logic block diagram




Figure 2 — Device pin configuration

3 Standard specification (cont'd)

3.3 Product pin description and truth table

Table 1 — Device pin description

Pin Name	Description
$\overline{\text{BE}}0$, $\overline{\text{BE}}1$	Bus Enable Input (Active LOW)
A0–9	A-port
B0–9	B-port
GND	Ground
V _{DD}	Power

Table 2 — Logic Truth Table

Function	$\overline{\text{BE}}0$	A0–A4	B0–B4
Disconnect	H	Hi-Z	L
Connect	L	B0–B4	A0–A4
Function	$\overline{\text{BE}}1$	A5–A9	B5–B9
Disconnect	H	Hi-Z	L
Connect	L	B5–B9	A5–A9
H = High Voltage Level L = Low Voltage Level Hi-Z = High Impedance			

3.4 Absolute maximum ratings

Table 3 — Absolute maximum ratings over operating free-air temperature range (see Note)

Supply voltage range, V _{DD}	–0.5 V to +3.6 V
DC input voltage	–0.5 V to +3.6 V
Bus I/O Voltage to Ground Potential	–0.5 V to +3.6 V
DC channel current	±128 mA
Storage temperature	65 °C to 150 °C

NOTE Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

3 Standard specification (cont'd)

3.5 Recommended operating conditions

Table 4 — Recommended operating conditions (see Note)

Parameter	Description	Min.	Max.	Units
V_{DD}	Supply Voltage	2.3	2.7	V
T_A	Operating Free-Air temperature	0	+70	°C

NOTE Unused device control inputs must be held at V_{DD} or GND to ensure proper device operation.

3.6 DC electrical specifications

Table 5 — Electrical characteristics over recommended operating free-air temperature range

Parameter	Description	Test Conditions*	Min	Typ. [†]	Max.	Units
V_{IH}	High –Level input voltage	Guaranteed Logic level High	1.6		$V_{DD} + 0.3$	V
V_{IL}	Low-level input voltage	Guaranteed Logic level Low	–0.3		0.9	V
V_{IK}	Clamp Diode Voltage	$V_{DD} = \text{Min.},$ $I_{IN} = -18 \text{ mA}$			–1.2	V
I_{OZH}	High Impedance Output Current	$\overline{BE} = H$ B-Port I/O level = 2.5V			250	μA
R_{ON}	Switch ON Resistance [‡]	$V_{DD} = \text{Min.}, V_{IN} = 0.9 \text{ V},$ $I_{ON} = 20 \text{ mA}$		17	33	Ω
		$V_{DD} = \text{Min.}, V_{IN} = 1.6 \text{ V},$ $I_{ON} = 15 \text{ mA}$		22	30	Ω

* For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.

† Typical values are at $V_{DD} = 2.5 \text{ V}$, $T_A = 25 \text{ °C}$ ambient and maximum loading.

‡ Measured by the voltage drop between A and B pin at indicated current through the switch. ON resistance is determined by the lower of the voltages on the two (A,B) pins.

3.6 DC electrical specifications (cont'd)

Table 6 — Capacitance

Parameter *	Description	Test Conditions	Max.	Units
C_{IN}	Input Capacitance	$V_{IN} = 0\text{ V}$	3.0	pF
C_{OFF}	A Capacitance, Switch OFF	$V_{IN} = 0\text{ V}$	3.0	pF
$C_{ON} (A/B)$	A/B Capacitance, Switch ON	$V_{IN} = 0\text{ V}$	7.0	pF
* These parameters are determined by device characterization; not production tested.				

Table 7 — Power Supply Characteristics

Parameter	Description	Test Conditions*‡	Min.	Typ. †	Max.	Units
I_{DD}	Quiescent power supply current	$V_{DD} = \text{max}$	--	--	10	uA
<p>* For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.</p> <p>† Typical values are at $V_{DD} = 2.5\text{ V}$, +25 °C ambient.</p> <p>‡ Pins of A-port and B-port do not contribute to I_{DD}.</p>						

3.7 AC Specifications

Table 8 — Switching characteristics over recommended operating free-air temperature range (see Figure 2)

Parameter	Description	Test Conditions	Comm.		Units
			Min.	Max.	
t_{PZH}	Bus Enable Time \overline{BE} to Ax or Bx = High	$CL = 30\text{ pF}$, $RL = 500\ \Omega$	1	3	ns
t_{PZL}	Bus Enable Time \overline{BE} to Ax or Bx = Low		1	3.5	
t_{PHZ}	Bus Disable Time \overline{BE} to Ax or Bx = High		1	3	
t_{PLZ}	Bus Disable Time \overline{BE} to Ax or Bx = Low		1	3.8	

4 Parameter measurements




Figure 3 — Parameter measurements

- NOTE 1 C_L includes probe and jig capacitance.
- NOTE 2 Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.
- NOTE 3 All input pulses are supplied by generators having the following characteristics:
PRR < 10 MHz, $Z_O = 50 \Omega$, $t_R \leq 2 \text{ ns}$, $t_F \leq 2 \text{ ns}$.
- NOTE 4 The outputs are measured one at a time with one transition per measurement.

JEDEC